URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] - Rev 23

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
23	Pad sdram clock added and read path register w.r.t pad sdram clock	dinesha	4485d 22h	/sdr_ctrl/trunk/
22	Pad sdram clock added	dinesha	4485d 22h	/sdr_ctrl/trunk/
21	Clean up	dinesha	4485d 22h	/sdr_ctrl/trunk/
20	8 Bit SDARM support is added	dinesha	4487d 17h	/sdr_ctrl/trunk/
19	8 Bit SDRAM Support added	dinesha	4487d 17h	/sdr_ctrl/trunk/
18	8 Bit SDRAM Support is added	dinesha	4487d 17h	/sdr_ctrl/trunk/
17	micron 8 bit memory models are added into svn	dinesha	4487d 17h	/sdr_ctrl/trunk/
16	8 Bit SDRAM Support is added	dinesha	4487d 17h	/sdr_ctrl/trunk/
15	Port cleanup	dinesha	4490d 18h	/sdr_ctrl/trunk/
14	Unnecessary device config are removed	dinesha	4490d 18h	/sdr_ctrl/trunk/
13	column bit are made progrmmable	dinesha	4490d 18h	/sdr_ctrl/trunk/
12	Column Bits are made programmable	dinesha	4490d 18h	/sdr_ctrl/trunk/
11	SDRAM Specification document added into SVN	dinesha	4493d 19h	/sdr_ctrl/trunk/
10	Waveform files are added into SVN	dinesha	4493d 19h	/sdr_ctrl/trunk/
9	SDR Bus width parameter passing issue across the models are fixed	dinesha	4494d 19h	/sdr_ctrl/trunk/
8	test bench files are added into SVN	dinesha	4494d 19h	/sdr_ctrl/trunk/
7	SDRAM Memory Models are added into SVN	dinesha	4494d 19h	/sdr_ctrl/trunk/
6	Golden Log files are added into SVN	dinesha	4494d 19h	/sdr_ctrl/trunk/
5	Run files are updated into SVN	dinesha	4494d 19h	/sdr_ctrl/trunk/
4	Sdram controller RTL bug fixes done for 16bit SDR Mode	dinesha	4495d 16h	/sdr_ctrl/trunk/
3	SDRAM controller core files are checked in	dinesha	4502d 02h	/sdr_ctrl/trunk/
2		dinesha	4504d 18h	/sdr_ctrl/trunk/
1	The project and the structure was created	root	4508d 18h	/sdr_ctrl/trunk/

Browse

Tools

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] - Rev 23

Filtering Options