OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] - Rev 28

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4890d 21h /sdr_ctrl/trunk/
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4891d 19h /sdr_ctrl/trunk/
26 invalid log files are removed dinesha 4891d 19h /sdr_ctrl/trunk/
25 tb.sv is renamed as tb_top dinesha 4891d 20h /sdr_ctrl/trunk/
24 Clean Up dinesha 4891d 20h /sdr_ctrl/trunk/
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4893d 01h /sdr_ctrl/trunk/
22 Pad sdram clock added dinesha 4893d 01h /sdr_ctrl/trunk/
21 Clean up dinesha 4893d 01h /sdr_ctrl/trunk/
20 8 Bit SDARM support is added dinesha 4894d 20h /sdr_ctrl/trunk/
19 8 Bit SDRAM Support added dinesha 4894d 20h /sdr_ctrl/trunk/
18 8 Bit SDRAM Support is added dinesha 4894d 20h /sdr_ctrl/trunk/
17 micron 8 bit memory models are added into svn dinesha 4894d 20h /sdr_ctrl/trunk/
16 8 Bit SDRAM Support is added dinesha 4894d 20h /sdr_ctrl/trunk/
15 Port cleanup dinesha 4897d 20h /sdr_ctrl/trunk/
14 Unnecessary device config are removed dinesha 4897d 21h /sdr_ctrl/trunk/
13 column bit are made progrmmable dinesha 4897d 21h /sdr_ctrl/trunk/
12 Column Bits are made programmable dinesha 4897d 21h /sdr_ctrl/trunk/
11 SDRAM Specification document added into SVN dinesha 4900d 22h /sdr_ctrl/trunk/
10 Waveform files are added into SVN dinesha 4900d 22h /sdr_ctrl/trunk/
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4901d 21h /sdr_ctrl/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.