OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] - Rev 52

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 Documentation update for request control and transfer control block dinesha 4479d 05h /sdr_ctrl/trunk/
51 FPGA relating timing optimisation done dinesha 4479d 05h /sdr_ctrl/trunk/
50 Bug fix the request length is fixe dinesha 4481d 09h /sdr_ctrl/trunk/
49 clean up dinesha 4482d 08h /sdr_ctrl/trunk/
48 top-level cleanup dinesha 4482d 08h /sdr_ctrl/trunk/
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4482d 08h /sdr_ctrl/trunk/
46 test bench upgrade + rtl cleanup dinesha 4484d 09h /sdr_ctrl/trunk/
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4484d 13h /sdr_ctrl/trunk/
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4486d 12h /sdr_ctrl/trunk/
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4486d 13h /sdr_ctrl/trunk/
42 Bug fix in read access is fixed dinesha 4486d 13h /sdr_ctrl/trunk/
41 Updated Spec ver 0.1 is added back to svn dinesha 4486d 15h /sdr_ctrl/trunk/
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4487d 08h /sdr_ctrl/trunk/
39 Test Bench upgradation with bigger data burst size dinesha 4487d 08h /sdr_ctrl/trunk/
38 Port Name clean up dinesha 4488d 13h /sdr_ctrl/trunk/
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4488d 15h /sdr_ctrl/trunk/
36 Clean up dinesha 4489d 06h /sdr_ctrl/trunk/
35 Updated the New Documents - ver 0.1 dinesha 4489d 07h /sdr_ctrl/trunk/
34 Removed the older version dinesha 4489d 07h /sdr_ctrl/trunk/
33 clean up dinesha 4489d 08h /sdr_ctrl/trunk/
32 Debug is enable through +define dinesha 4491d 07h /sdr_ctrl/trunk/
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4491d 07h /sdr_ctrl/trunk/
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4491d 07h /sdr_ctrl/trunk/
29 SDRAM top and core related run file list are added into svn dinesha 4491d 07h /sdr_ctrl/trunk/
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4491d 07h /sdr_ctrl/trunk/
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4492d 05h /sdr_ctrl/trunk/
26 invalid log files are removed dinesha 4492d 05h /sdr_ctrl/trunk/
25 tb.sv is renamed as tb_top dinesha 4492d 06h /sdr_ctrl/trunk/
24 Clean Up dinesha 4492d 06h /sdr_ctrl/trunk/
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4493d 11h /sdr_ctrl/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.