OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 SDRAM Address bit increased from 12 bit to 13 bit dinesha 4027d 23h /sdr_ctrl/trunk/
67 time scale removed dinesha 4097d 22h /sdr_ctrl/trunk/
66 dwm tw, bl paramter are passed on the wb2sdrc module dinesha 4345d 22h /sdr_ctrl/trunk/
65 Updated Log file with CAS latency support 4,5 dinesha 4346d 06h /sdr_ctrl/trunk/
64 CAS Latency support added for 4,5 dinesha 4346d 06h /sdr_ctrl/trunk/
63 FPGA Bench mark results are added dinesha 4465d 05h /sdr_ctrl/trunk/
62 Synthesis constraint for simplify dinesha 4465d 05h /sdr_ctrl/trunk/
61 RTL file list are added into SVN dinesha 4465d 06h /sdr_ctrl/trunk/
60 warning cleanup dinesha 4465d 06h /sdr_ctrl/trunk/
59 Control path request and data are register now for better FPGA timing dinesha 4465d 06h /sdr_ctrl/trunk/
58 Read Data is register on RD_FAST=0 case dinesha 4465d 06h /sdr_ctrl/trunk/
57 Synthesis constraints are added dinesha 4465d 21h /sdr_ctrl/trunk/
56 FPGA Synth optimisation dinesha 4465d 22h /sdr_ctrl/trunk/
55 FPGA Synthesis timing optimisation dinesha 4465d 22h /sdr_ctrl/trunk/
54 FPGA Timing Optimisation dinesha 4468d 20h /sdr_ctrl/trunk/
53 Test bench upgradation dinesha 4469d 20h /sdr_ctrl/trunk/
52 Documentation update for request control and transfer control block dinesha 4469d 20h /sdr_ctrl/trunk/
51 FPGA relating timing optimisation done dinesha 4469d 20h /sdr_ctrl/trunk/
50 Bug fix the request length is fixe dinesha 4472d 00h /sdr_ctrl/trunk/
49 clean up dinesha 4472d 23h /sdr_ctrl/trunk/
48 top-level cleanup dinesha 4472d 23h /sdr_ctrl/trunk/
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4472d 23h /sdr_ctrl/trunk/
46 test bench upgrade + rtl cleanup dinesha 4475d 00h /sdr_ctrl/trunk/
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4475d 04h /sdr_ctrl/trunk/
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4477d 02h /sdr_ctrl/trunk/
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4477d 04h /sdr_ctrl/trunk/
42 Bug fix in read access is fixed dinesha 4477d 04h /sdr_ctrl/trunk/
41 Updated Spec ver 0.1 is added back to svn dinesha 4477d 06h /sdr_ctrl/trunk/
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4477d 23h /sdr_ctrl/trunk/
39 Test Bench upgradation with bigger data burst size dinesha 4477d 23h /sdr_ctrl/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.