OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] [core/] - Rev 58

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 FPGA Synthesis timing optimisation dinesha 4628d 11h /sdr_ctrl/trunk/rtl/core/
54 FPGA Timing Optimisation dinesha 4631d 09h /sdr_ctrl/trunk/rtl/core/
51 FPGA relating timing optimisation done dinesha 4632d 10h /sdr_ctrl/trunk/rtl/core/
50 Bug fix the request length is fixe dinesha 4634d 14h /sdr_ctrl/trunk/rtl/core/
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4635d 13h /sdr_ctrl/trunk/rtl/core/
46 test bench upgrade + rtl cleanup dinesha 4637d 14h /sdr_ctrl/trunk/rtl/core/
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4637d 18h /sdr_ctrl/trunk/rtl/core/
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4639d 16h /sdr_ctrl/trunk/rtl/core/
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4641d 19h /sdr_ctrl/trunk/rtl/core/
36 Clean up dinesha 4642d 10h /sdr_ctrl/trunk/rtl/core/
33 clean up dinesha 4642d 12h /sdr_ctrl/trunk/rtl/core/
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4644d 11h /sdr_ctrl/trunk/rtl/core/
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4646d 15h /sdr_ctrl/trunk/rtl/core/
16 8 Bit SDRAM Support is added dinesha 4648d 10h /sdr_ctrl/trunk/rtl/core/
15 Port cleanup dinesha 4651d 11h /sdr_ctrl/trunk/rtl/core/
13 column bit are made progrmmable dinesha 4651d 11h /sdr_ctrl/trunk/rtl/core/
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4655d 12h /sdr_ctrl/trunk/rtl/core/
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4656d 09h /sdr_ctrl/trunk/rtl/core/
3 SDRAM controller core files are checked in dinesha 4662d 20h /sdr_ctrl/trunk/rtl/core/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.