Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] [core/] [sdrc_bank_ctl.v] - Rev 50


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
50 Bug fix the request length is fixe dinesha 4547d 00h /sdr_ctrl/trunk/rtl/core/sdrc_bank_ctl.v
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4554d 05h /sdr_ctrl/trunk/rtl/core/sdrc_bank_ctl.v
15 Port cleanup dinesha 4563d 21h /sdr_ctrl/trunk/rtl/core/sdrc_bank_ctl.v
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4568d 19h /sdr_ctrl/trunk/rtl/core/sdrc_bank_ctl.v
3 SDRAM controller core files are checked in dinesha 4575d 05h /sdr_ctrl/trunk/rtl/core/sdrc_bank_ctl.v

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.