OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] [core/] [sdrc_core.v] - Rev 69

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 SDRAM address bit increased from 12 bit to 13 bit dinesha 3566d 06h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
55 FPGA Synthesis timing optimisation dinesha 4004d 05h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
54 FPGA Timing Optimisation dinesha 4007d 02h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
51 FPGA relating timing optimisation done dinesha 4008d 03h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
50 Bug fix the request length is fixe dinesha 4010d 07h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4011d 06h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
46 test bench upgrade + rtl cleanup dinesha 4013d 07h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4013d 11h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4015d 09h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4017d 12h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
33 clean up dinesha 4018d 05h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4020d 04h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4022d 08h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
16 8 Bit SDRAM Support is added dinesha 4024d 03h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
15 Port cleanup dinesha 4027d 04h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
13 column bit are made progrmmable dinesha 4027d 04h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4031d 05h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4032d 02h /sdr_ctrl/trunk/rtl/core/sdrc_core.v
3 SDRAM controller core files are checked in dinesha 4038d 13h /sdr_ctrl/trunk/rtl/core/sdrc_core.v

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.