OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] [core/] [sdrc_define.v] - Rev 73

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 sdram bug in FPGA mode + 8/16 bit address map fix dinesha 1137d 09h /sdr_ctrl/trunk/rtl/core/sdrc_define.v
54 FPGA Timing Optimisation dinesha 4623d 07h /sdr_ctrl/trunk/rtl/core/sdrc_define.v
51 FPGA relating timing optimisation done dinesha 4624d 08h /sdr_ctrl/trunk/rtl/core/sdrc_define.v
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4633d 17h /sdr_ctrl/trunk/rtl/core/sdrc_define.v
15 Port cleanup dinesha 4643d 09h /sdr_ctrl/trunk/rtl/core/sdrc.def
13 column bit are made progrmmable dinesha 4643d 09h /sdr_ctrl/trunk/rtl/core/sdrc.def
3 SDRAM controller core files are checked in dinesha 4654d 18h /sdr_ctrl/trunk/rtl/core/sdrc.def

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.