OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] [wb2sdrc/] - Rev 73

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 SDRAM address bit increased from 12 bit to 13 bit dinesha 4308d 08h /sdr_ctrl/trunk/rtl/wb2sdrc/
59 Control path request and data are register now for better FPGA timing dinesha 4745d 15h /sdr_ctrl/trunk/rtl/wb2sdrc/
55 FPGA Synthesis timing optimisation dinesha 4746d 07h /sdr_ctrl/trunk/rtl/wb2sdrc/
42 Bug fix in read access is fixed dinesha 4757d 13h /sdr_ctrl/trunk/rtl/wb2sdrc/
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4758d 08h /sdr_ctrl/trunk/rtl/wb2sdrc/
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4759d 15h /sdr_ctrl/trunk/rtl/wb2sdrc/
33 clean up dinesha 4760d 08h /sdr_ctrl/trunk/rtl/wb2sdrc/
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4762d 07h /sdr_ctrl/trunk/rtl/wb2sdrc/

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.