OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] - Rev 25

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 tb.sv is renamed as tb_top dinesha 4140d 23h /sdr_ctrl/trunk/verif/
24 Clean Up dinesha 4140d 23h /sdr_ctrl/trunk/verif/
22 Pad sdram clock added dinesha 4142d 04h /sdr_ctrl/trunk/verif/
21 Clean up dinesha 4142d 04h /sdr_ctrl/trunk/verif/
20 8 Bit SDARM support is added dinesha 4143d 23h /sdr_ctrl/trunk/verif/
19 8 Bit SDRAM Support added dinesha 4143d 23h /sdr_ctrl/trunk/verif/
18 8 Bit SDRAM Support is added dinesha 4143d 23h /sdr_ctrl/trunk/verif/
17 micron 8 bit memory models are added into svn dinesha 4143d 23h /sdr_ctrl/trunk/verif/
14 Unnecessary device config are removed dinesha 4147d 00h /sdr_ctrl/trunk/verif/
12 Column Bits are made programmable dinesha 4147d 00h /sdr_ctrl/trunk/verif/
10 Waveform files are added into SVN dinesha 4150d 01h /sdr_ctrl/trunk/verif/
8 test bench files are added into SVN dinesha 4151d 01h /sdr_ctrl/trunk/verif/
7 SDRAM Memory Models are added into SVN dinesha 4151d 01h /sdr_ctrl/trunk/verif/
6 Golden Log files are added into SVN dinesha 4151d 01h /sdr_ctrl/trunk/verif/
5 Run files are updated into SVN dinesha 4151d 01h /sdr_ctrl/trunk/verif/
2 dinesha 4161d 01h /sdr_ctrl/trunk/verif/

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.