OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 invalid log files are removed dinesha 4478d 18h /sdr_ctrl/trunk/verif/
25 tb.sv is renamed as tb_top dinesha 4478d 19h /sdr_ctrl/trunk/verif/
24 Clean Up dinesha 4478d 19h /sdr_ctrl/trunk/verif/
22 Pad sdram clock added dinesha 4480d 00h /sdr_ctrl/trunk/verif/
21 Clean up dinesha 4480d 00h /sdr_ctrl/trunk/verif/
20 8 Bit SDARM support is added dinesha 4481d 19h /sdr_ctrl/trunk/verif/
19 8 Bit SDRAM Support added dinesha 4481d 19h /sdr_ctrl/trunk/verif/
18 8 Bit SDRAM Support is added dinesha 4481d 19h /sdr_ctrl/trunk/verif/
17 micron 8 bit memory models are added into svn dinesha 4481d 19h /sdr_ctrl/trunk/verif/
14 Unnecessary device config are removed dinesha 4484d 20h /sdr_ctrl/trunk/verif/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.