Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [log/] [top_sdr32_sim.log] - Rev 65


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 Updated Log file with CAS latency support 4,5 dinesha 4120d 03h /sdr_ctrl/trunk/verif/log/top_sdr32_sim.log
56 FPGA Synth optimisation dinesha 4239d 19h /sdr_ctrl/trunk/verif/log/top_sdr32_sim.log
53 Test bench upgradation dinesha 4243d 17h /sdr_ctrl/trunk/verif/log/top_sdr32_sim.log
48 top-level cleanup dinesha 4246d 20h /sdr_ctrl/trunk/verif/log/top_sdr32_sim.log
46 test bench upgrade + rtl cleanup dinesha 4248d 21h /sdr_ctrl/trunk/verif/log/top_sdr32_sim.log
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4249d 01h /sdr_ctrl/trunk/verif/log/top_sdr32_sim.log
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4251d 01h /sdr_ctrl/trunk/verif/log/top_sdr32_sim.log
39 Test Bench upgradation with bigger data burst size dinesha 4251d 20h /sdr_ctrl/trunk/verif/log/top_sdr32_sim.log
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4253d 03h /sdr_ctrl/trunk/verif/log/top_sdr32_sim.log
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4255d 19h /sdr_ctrl/trunk/verif/log/top_sdr32_sim.log

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.