OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [run/] [run_modelsim] - Rev 43

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4527d 08h /sdr_ctrl/trunk/verif/run/run_modelsim
29 SDRAM top and core related run file list are added into svn dinesha 4532d 02h /sdr_ctrl/trunk/verif/run/run_modelsim
5 Run files are updated into SVN dinesha 4543d 03h /sdr_ctrl/trunk/verif/run/run_modelsim

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.