OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [tb/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 SDRAM Address bit increased from 12 bit to 13 bit dinesha 4028d 19h /sdr_ctrl/trunk/verif/tb/
56 FPGA Synth optimisation dinesha 4466d 18h /sdr_ctrl/trunk/verif/tb/
53 Test bench upgradation dinesha 4470d 16h /sdr_ctrl/trunk/verif/tb/
49 clean up dinesha 4473d 19h /sdr_ctrl/trunk/verif/tb/
48 top-level cleanup dinesha 4473d 19h /sdr_ctrl/trunk/verif/tb/
46 test bench upgrade + rtl cleanup dinesha 4475d 20h /sdr_ctrl/trunk/verif/tb/
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4476d 00h /sdr_ctrl/trunk/verif/tb/
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4477d 22h /sdr_ctrl/trunk/verif/tb/
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4478d 00h /sdr_ctrl/trunk/verif/tb/
39 Test Bench upgradation with bigger data burst size dinesha 4478d 19h /sdr_ctrl/trunk/verif/tb/
38 Port Name clean up dinesha 4480d 00h /sdr_ctrl/trunk/verif/tb/
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4480d 02h /sdr_ctrl/trunk/verif/tb/
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4482d 18h /sdr_ctrl/trunk/verif/tb/
25 tb.sv is renamed as tb_top dinesha 4483d 16h /sdr_ctrl/trunk/verif/tb/
24 Clean Up dinesha 4483d 16h /sdr_ctrl/trunk/verif/tb/
22 Pad sdram clock added dinesha 4484d 22h /sdr_ctrl/trunk/verif/tb/
18 8 Bit SDRAM Support is added dinesha 4486d 17h /sdr_ctrl/trunk/verif/tb/
14 Unnecessary device config are removed dinesha 4489d 17h /sdr_ctrl/trunk/verif/tb/
12 Column Bits are made programmable dinesha 4489d 18h /sdr_ctrl/trunk/verif/tb/
8 test bench files are added into SVN dinesha 4493d 18h /sdr_ctrl/trunk/verif/tb/
2 dinesha 4503d 18h /sdr_ctrl/trunk/verif/tb/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.