OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif] - Rev 21

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Clean up dinesha 4486d 01h /sdr_ctrl/trunk/verif
20 8 Bit SDARM support is added dinesha 4487d 19h /sdr_ctrl/trunk/verif
19 8 Bit SDRAM Support added dinesha 4487d 19h /sdr_ctrl/trunk/verif
18 8 Bit SDRAM Support is added dinesha 4487d 19h /sdr_ctrl/trunk/verif
17 micron 8 bit memory models are added into svn dinesha 4487d 20h /sdr_ctrl/trunk/verif
14 Unnecessary device config are removed dinesha 4490d 20h /sdr_ctrl/trunk/verif
12 Column Bits are made programmable dinesha 4490d 21h /sdr_ctrl/trunk/verif
10 Waveform files are added into SVN dinesha 4493d 22h /sdr_ctrl/trunk/verif
8 test bench files are added into SVN dinesha 4494d 21h /sdr_ctrl/trunk/verif
7 SDRAM Memory Models are added into SVN dinesha 4494d 21h /sdr_ctrl/trunk/verif
6 Golden Log files are added into SVN dinesha 4494d 22h /sdr_ctrl/trunk/verif
5 Run files are updated into SVN dinesha 4494d 22h /sdr_ctrl/trunk/verif
2 dinesha 4504d 21h /sdr_ctrl/trunk/verif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.