URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl] - Rev 73

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
73	sdram bug in FPGA mode + 8/16 bit address map fix	dinesha	993d 14h	/sdr_ctrl
72	Command Clean up for model-sim mode	dinesha	3986d 22h	/sdr_ctrl
71	Warning cleanup	dinesha	4038d 15h	/sdr_ctrl
70	Warning Cleanup	dinesha	4038d 15h	/sdr_ctrl
69	SDRAM address bit increased from 12 bit to 13 bit	dinesha	4038d 16h	/sdr_ctrl
68	SDRAM Address bit increased from 12 bit to 13 bit	dinesha	4038d 16h	/sdr_ctrl
67	time scale removed	dinesha	4108d 14h	/sdr_ctrl
66	dwm tw, bl paramter are passed on the wb2sdrc module	dinesha	4356d 15h	/sdr_ctrl
65	Updated Log file with CAS latency support 4,5	dinesha	4356d 23h	/sdr_ctrl
64	CAS Latency support added for 4,5	dinesha	4356d 23h	/sdr_ctrl
63	FPGA Bench mark results are added	dinesha	4475d 22h	/sdr_ctrl
62	Synthesis constraint for simplify	dinesha	4475d 22h	/sdr_ctrl
61	RTL file list are added into SVN	dinesha	4475d 23h	/sdr_ctrl
60	warning cleanup	dinesha	4475d 23h	/sdr_ctrl
59	Control path request and data are register now for better FPGA timing	dinesha	4475d 23h	/sdr_ctrl
58	Read Data is register on RD_FAST=0 case	dinesha	4475d 23h	/sdr_ctrl
57	Synthesis constraints are added	dinesha	4476d 13h	/sdr_ctrl
56	FPGA Synth optimisation	dinesha	4476d 14h	/sdr_ctrl
55	FPGA Synthesis timing optimisation	dinesha	4476d 15h	/sdr_ctrl
54	FPGA Timing Optimisation	dinesha	4479d 12h	/sdr_ctrl
53	Test bench upgradation	dinesha	4480d 13h	/sdr_ctrl
52	Documentation update for request control and transfer control block	dinesha	4480d 13h	/sdr_ctrl
51	FPGA relating timing optimisation done	dinesha	4480d 13h	/sdr_ctrl
50	Bug fix the request length is fixe	dinesha	4482d 17h	/sdr_ctrl
49	clean up	dinesha	4483d 16h	/sdr_ctrl
48	top-level cleanup	dinesha	4483d 16h	/sdr_ctrl
47	SDRAM bus converter bug fix and top-level signal clean up	dinesha	4483d 16h	/sdr_ctrl
46	test bench upgrade + rtl cleanup	dinesha	4485d 17h	/sdr_ctrl
45	RTL clean up and logic seperation done from sdram bus converter and request generator	dinesha	4485d 21h	/sdr_ctrl
44	SDRAM data path logic is modified to support 4 command line pipe line of different bank	dinesha	4487d 19h	/sdr_ctrl

Browse

Tools

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl] - Rev 73

Filtering Options