OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Clean up dinesha 4529d 17h /
20 8 Bit SDARM support is added dinesha 4531d 12h /
19 8 Bit SDRAM Support added dinesha 4531d 12h /
18 8 Bit SDRAM Support is added dinesha 4531d 12h /
17 micron 8 bit memory models are added into svn dinesha 4531d 12h /
16 8 Bit SDRAM Support is added dinesha 4531d 12h /
15 Port cleanup dinesha 4534d 12h /
14 Unnecessary device config are removed dinesha 4534d 13h /
13 column bit are made progrmmable dinesha 4534d 13h /
12 Column Bits are made programmable dinesha 4534d 13h /
11 SDRAM Specification document added into SVN dinesha 4537d 14h /
10 Waveform files are added into SVN dinesha 4537d 14h /
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4538d 13h /
8 test bench files are added into SVN dinesha 4538d 14h /
7 SDRAM Memory Models are added into SVN dinesha 4538d 14h /
6 Golden Log files are added into SVN dinesha 4538d 14h /
5 Run files are updated into SVN dinesha 4538d 14h /
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4539d 11h /
3 SDRAM controller core files are checked in dinesha 4545d 21h /
2 dinesha 4548d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.