OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 28

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4478d 21h /
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4479d 19h /
26 invalid log files are removed dinesha 4479d 19h /
25 tb.sv is renamed as tb_top dinesha 4479d 19h /
24 Clean Up dinesha 4479d 19h /
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4481d 00h /
22 Pad sdram clock added dinesha 4481d 00h /
21 Clean up dinesha 4481d 00h /
20 8 Bit SDARM support is added dinesha 4482d 19h /
19 8 Bit SDRAM Support added dinesha 4482d 19h /
18 8 Bit SDRAM Support is added dinesha 4482d 19h /
17 micron 8 bit memory models are added into svn dinesha 4482d 19h /
16 8 Bit SDRAM Support is added dinesha 4482d 19h /
15 Port cleanup dinesha 4485d 20h /
14 Unnecessary device config are removed dinesha 4485d 20h /
13 column bit are made progrmmable dinesha 4485d 20h /
12 Column Bits are made programmable dinesha 4485d 20h /
11 SDRAM Specification document added into SVN dinesha 4488d 21h /
10 Waveform files are added into SVN dinesha 4488d 21h /
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4489d 21h /
8 test bench files are added into SVN dinesha 4489d 21h /
7 SDRAM Memory Models are added into SVN dinesha 4489d 21h /
6 Golden Log files are added into SVN dinesha 4489d 21h /
5 Run files are updated into SVN dinesha 4489d 21h /
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4490d 18h /
3 SDRAM controller core files are checked in dinesha 4497d 05h /
2 dinesha 4499d 21h /
1 The project and the structure was created root 4503d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.