OpenCores
URL https://opencores.org/ocsvn/spi_boot/spi_boot/trunk

Subversion Repositories spi_boot

[/] [spi_boot/] [trunk/] - Rev 77

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 - remove unsupported CVS tags
- propset for Id
arniml 5533d 08h /spi_boot/trunk/
74 New directory structure. root 5555d 19h /spi_boot/trunk/
72 mention bit_reverse.c arniml 6135d 05h /trunk/
67 added fix note for
"MD55 assumed to be nonexistent for MMC"
arniml 6136d 04h /trunk/
66 fix bug
"CMD55 assumed to be nonexistent for MMC"
arniml 6136d 04h /trunk/
64 revision 3.3:
* additional check for illegal command on ACMD41
* extension of set selection vector
arniml 6136d 04h /trunk/
63 additional check for illegal command on ACMD41 arniml 6136d 04h /trunk/
62 use linker option to strip executable arniml 6136d 05h /trunk/
61 follow change of set_sel_i width arniml 6137d 05h /trunk/
60 enlarge set_sel_i input to fill all upper bits of the 32 bit address vector arniml 6137d 05h /trunk/
59 added bug report
"CMD55 assumed to be nonexistent for MMC"
arniml 6138d 08h /trunk/
58 fix type handling of resets arniml 6299d 10h /trunk/
57 disable outputs with reset arniml 6466d 05h /trunk/
56 source code kindly provided by Michael Libeskind arniml 6579d 16h /trunk/
55 document rev. 3.2 arniml 6645d 11h /trunk/
54 revision 3.2:
+ detailed description of generic parameters
+ formatting and typos fixed
arniml 6645d 11h /trunk/
53 fix last set number arniml 6645d 11h /trunk/
52 fix typo arniml 6645d 13h /trunk/
51 revision 3.1:
+ formatting corrected
arniml 6979d 17h /trunk/
50 document rev. 3.1 arniml 6979d 17h /trunk/
49 add doc directory to project structure arniml 6981d 07h /trunk/
48 add ram_loader and related testbench arniml 6981d 07h /trunk/
47 schematic revision C arniml 6981d 07h /trunk/
46 document rev. 3.0 arniml 6981d 07h /trunk/
45 revision 3.0:
+ added detached output
+ describe interfacing on data port
+ several improvements
arniml 6981d 07h /trunk/
44 add detached output arniml 6981d 07h /trunk/
43 add new testbench for ram_loader arniml 6985d 10h /trunk/
42 initial check-in arniml 6985d 10h /trunk/
41 rework for detached_i information arniml 6985d 11h /trunk/
40 add new port detached_o arniml 6988d 07h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.