OpenCores
URL https://opencores.org/ocsvn/storm_core/storm_core/trunk

Subversion Repositories storm_core

[/] - Rev 18

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 makefile update to ensure no thumb code is generated zero_gravity 4499d 07h /
17 small synthesis-friendly update of memory components zero_gravity 4502d 01h /
16 WB_TGC(5) signal fixed (indicating instruction/data fetch),
coprocessor read-access bug fixed		 zero_gravity 4502d 02h /
15 new core version! pipelined wishbone interface, I/D-cache, internal processor timer/lfsr, block transfer instructions, system mode, ... ;) zero_gravity 4502d 07h /
14 - corrected stupid error in access arbiter
- updated minor issues		 zero_gravity 4640d 03h /
13 - corrected endianess converter for memory access
- corrected error in temporal dependence detector		 zero_gravity 4640d 23h /
12 - corrected error in memory write back interface
- corrected immediate/register offset for byte/halfword memory access		 zero_gravity 4641d 04h /
11 zero_gravity 4644d 09h /
10 New CORE version, ncluding complete system setup with inbuilt memory and wishbone interface.
Ready to execute assembled ARM ASM code, arm-elf-assembler included.		 zero_gravity 4644d 09h /
9 documentation updated zero_gravity 4734d 06h /
8 documentation uploaded ;) zero_gravity 4736d 01h /
7 - new register file architecture
- fixed multi-cycle op bug
- architecture update		 zero_gravity 4739d 23h /
6 new core version - now with arm compatible memory interface zero_gravity 4746d 00h /
5 memory interface updated zero_gravity 4796d 22h /
4 new instruction cycle controller - interrupt call bug seems to be fixed zero_gravity 4799d 00h /
3 zero_gravity 4800d 07h /
2 zero_gravity 4812d 08h /
1 The project and the structure was created root 4815d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.