OpenCores
URL https://opencores.org/ocsvn/t400/t400/trunk

Subversion Repositories t400

[/] [t400/] [tags/] [rel_0_1_beta/] - Rev 177

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
176 New directory structure. root 5560d 22h /t400/tags/rel_0_1_beta/
132 This commit was manufactured by cvs2svn to create tag 'rel_0_1_beta'. 6563d 18h /tags/rel_0_1_beta/
123 add microbus testbench toplevel arniml 6569d 07h /trunk/
122 updates:
+ directory structure
+ clocking system
+ fpga implementation
arniml 6569d 07h /trunk/
121 remove note about limitations arniml 6569d 07h /trunk/
120 initial check-in arniml 6569d 09h /trunk/
119 mb target added arniml 6569d 10h /trunk/
118 * microbus testbench added
* generic_ram_ena used instead of generic_ram
arniml 6569d 10h /trunk/
117 initial check-in arniml 6569d 10h /trunk/
116 + add testbench for microbus
+ add system tree
arniml 6569d 10h /trunk/
115 use dedicated microbus cs/rd/wr strobes arniml 6569d 11h /trunk/
114 latch Q independently of in_en arniml 6569d 11h /trunk/
113 reset G(0) upon write access in microbus mode arniml 6569d 11h /trunk/
112 microbus support for IO G added arniml 6569d 11h /trunk/
111 generic_ram_ena added arniml 6569d 11h /trunk/
110 connect microbus generic arniml 6569d 11h /trunk/
109 connect microbus generic and include generic_ram_ena arniml 6569d 11h /trunk/
108 include generic_ram_ena arniml 6569d 11h /trunk/
107 use microbus generic arniml 6569d 11h /trunk/
106 initial check-in arniml 6569d 11h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.