OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] - Rev 335

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
335 simplify up41 test setup arniml 499d 00h /t48/
334 fix timing of sel_an*, rad arniml 499d 12h /t48/
333 add t8022 arniml 499d 17h /t48/
332 mcs2x tests arniml 500d 14h /t48/
331 release 1.3 arniml 500d 20h /t48/
330 add t8021 arniml 500d 20h /t48/
329 start work on t2x arniml 501d 13h /t48/
328 prepare 1.3 arniml 503d 15h /t48/
327 update integration manual arniml 504d 13h /t48/
326 refine status_q update arniml 504d 18h /t48/
325 experimental upi41_db_bus variant with asynchronous master interface arniml 505d 00h /t48/
324 enhance access timing in test bench arniml 505d 00h /t48/
323 - prevent change when master reads status
- relax master access timing
arniml 505d 23h /t48/
322 hold db_dir_o during entire access arniml 507d 15h /t48/
321 improve compatibility with modelsim and ghdl arniml 508d 12h /t48/
320 improve in test arniml 508d 13h /t48/
319 - add dma test
- update dma logic
arniml 510d 15h /t48/
318 t8042ah synth, fix warnings arniml 510d 19h /t48/
317 implement dma logic arniml 510d 20h /t48/
316 doc arniml 511d 00h /t48/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.