OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_1_beta/] [KNOWN_BUGS] - Rev 292

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5554d 14h /t48/tags/rel_0_1_beta/KNOWN_BUGS
251 This commit was manufactured by cvs2svn to create tag 'rel_0_1_beta'. 6524d 23h /t48/tags/rel_0_1_beta/KNOWN_BUGS
250 add bug report
"Deassertion of PROG too early"		 arniml 6524d 23h /t48/tags/rel_0_1_beta/KNOWN_BUGS
212 add bug reports
"Problem when INT and JMP"
"P2 Port value restored after expander access"		 arniml 6778d 02h /t48/tags/rel_0_1_beta/KNOWN_BUGS
189 add bug report
"Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt"		 arniml 6828d 02h /t48/tags/rel_0_1_beta/KNOWN_BUGS
175 add bug report
"MSB of Program Counter changed upon PC increment"		 arniml 6925d 04h /t48/tags/rel_0_1_beta/KNOWN_BUGS
163 add bug
Wrong clock applied to T0		 arniml 6960d 03h /t48/tags/rel_0_1_beta/KNOWN_BUGS
146 add bug
RD' and WR' not asserted for INS A, BUS and OUTL BUS, A		 arniml 7151d 02h /t48/tags/rel_0_1_beta/KNOWN_BUGS
139 add bug
P1 constantly in push-pull mode in t8048		 arniml 7152d 14h /t48/tags/rel_0_1_beta/KNOWN_BUGS
135 add bug
PSENn Timing		 arniml 7194d 13h /t48/tags/rel_0_1_beta/KNOWN_BUGS
121 update bug description for
Program Memory bank can be switched during interrupt		 arniml 7268d 02h /t48/tags/rel_0_1_beta/KNOWN_BUGS
117 add bug
Program Memory bank can be switched during interrupt		 arniml 7269d 03h /t48/tags/rel_0_1_beta/KNOWN_BUGS
109 add new bug for release 0.1 BETA arniml 7309d 02h /t48/tags/rel_0_1_beta/KNOWN_BUGS
105 initial check-in
describe bugs of release 0.1 BETA		 arniml 7311d 12h /t48/tags/rel_0_1_beta/KNOWN_BUGS

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.