OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] - Rev 292

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5534d 16h /t48/tags/rel_0_6_1_beta/
256 This commit was manufactured by cvs2svn to create tag 'rel_0_6_1_beta'. 6505d 00h /tags/rel_0_6_1_beta/
217 update for release 0.6.1 beta arniml 6684d 04h /trunk/
216 assign clk_i to outclock arniml 6746d 04h /trunk/
215 suppress p2_output_pch_o when MOVX operation is accessing the
external memory
arniml 6746d 04h /trunk/
214 fix sensitivity list arniml 6753d 06h /trunk/
213 properly drive P1 and P2 with low impedance markers arniml 6758d 02h /trunk/
212 add bug reports
"Problem when INT and JMP"
"P2 Port value restored after expander access"
arniml 6758d 04h /trunk/
211 wire signals for P2 low impedance marker issue arniml 6759d 04h /trunk/
210 entity changes for P2 low impedance marker issue arniml 6759d 04h /trunk/
209 entity changes for P2 low impedance issue arniml 6759d 04h /trunk/
208 wire signals for P2 low impeddance marker issue arniml 6759d 04h /trunk/
207 entity changes for P2 low impedance trigger issue arniml 6759d 04h /trunk/
206 * change low impedance markers for P2
separate marker for low and high part
* p2_o output is also registered to prevent combinational
output to pads
arniml 6759d 04h /trunk/
205 operate ale_q and int_q with xtal_i after shift of ALE assertion to XTAL3 arniml 6759d 04h /trunk/
204 * suppress p2_output_pch_o when p2_output_exp is active
* wire xtal_i to interrupt module
arniml 6759d 04h /trunk/
203 * shift assertion of ALE and PROG to xtal3
* correct change of revision 1.8
arniml 6759d 04h /trunk/
202 fix address assignment arniml 6759d 04h /trunk/
201 split low impedance markers for P2 arniml 6759d 04h /trunk/
200 add check for
tCP: Port Control Setup to PROG'
arniml 6759d 04h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.