OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 292

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5534d 13h /t48/tags/rel_1_1/
289 This commit was manufactured by cvs2svn to create tag 'rel_1_1'. 5848d 00h /tags/rel_1_1/
288 updates for release 1.1 arniml 5848d 00h /trunk/
287 add notes on FPGA implementation arniml 5848d 00h /trunk/
286 hierarchy update, RAM and ROM clarification arniml 5848d 00h /trunk/
285 generate D for synchronous implementation in clocked process arniml 5849d 01h /trunk/
284 better support for ISE/XST:
opc_table and opc_decoder merged into decoder_pack and decoder
arniml 5849d 01h /trunk/
283 update to new mnemonic decoder arniml 5849d 01h /trunk/
282 decouple bidir port T0 from P1
fixes testcase black_box/tx/t0
arniml 5850d 00h /trunk/
281 clarify testcase compilation arniml 5850d 00h /trunk/
280 added syn directory structure arniml 5851d 00h /trunk/
279 update arniml 5865d 23h /trunk/
278 initial check-in arniml 5866d 01h /trunk/
276 add change notes for release 1.0 arniml 6346d 23h /trunk/
275 fix sensitivity list arniml 6347d 21h /trunk/
274 revision 1.0 arniml 6347d 21h /trunk/
273 reset counter_q arniml 6365d 08h /trunk/
272 fix entity port names arniml 6369d 10h /trunk/
271 initial check-in arniml 6369d 10h /trunk/
270 fix component name arniml 6369d 11h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.