OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4/] [KNOWN_BUGS] - Rev 344

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
344 release 1.4 arniml 476d 23h /t48/tags/rel_1_4/KNOWN_BUGS
295 - remove unsupported CVS tags
- propset for Id
arniml 5525d 21h /t48/trunk/KNOWN_BUGS
292 New directory structure. root 5548d 07h /t48/trunk/KNOWN_BUGS
260 name tag added arniml 6518d 16h /trunk/KNOWN_BUGS
250 add bug report
"Deassertion of PROG too early"
arniml 6518d 16h /trunk/KNOWN_BUGS
212 add bug reports
"Problem when INT and JMP"
"P2 Port value restored after expander access"
arniml 6771d 20h /trunk/KNOWN_BUGS
189 add bug report
"Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt"
arniml 6821d 19h /trunk/KNOWN_BUGS
175 add bug report
"MSB of Program Counter changed upon PC increment"
arniml 6918d 21h /trunk/KNOWN_BUGS
163 add bug
Wrong clock applied to T0
arniml 6953d 20h /trunk/KNOWN_BUGS
146 add bug
RD' and WR' not asserted for INS A, BUS and OUTL BUS, A
arniml 7144d 19h /trunk/KNOWN_BUGS
139 add bug
P1 constantly in push-pull mode in t8048
arniml 7146d 08h /trunk/KNOWN_BUGS
135 add bug
PSENn Timing
arniml 7188d 07h /trunk/KNOWN_BUGS
121 update bug description for
Program Memory bank can be switched during interrupt
arniml 7261d 19h /trunk/KNOWN_BUGS
117 add bug
Program Memory bank can be switched during interrupt
arniml 7262d 20h /trunk/KNOWN_BUGS
109 add new bug for release 0.1 BETA arniml 7302d 19h /trunk/KNOWN_BUGS
105 initial check-in
describe bugs of release 0.1 BETA
arniml 7305d 05h /trunk/KNOWN_BUGS

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.