OpenCores
URL https://opencores.org/ocsvn/t80/t80/trunk

Subversion Repositories t80

[/] [t80/] [trunk] - Rev 47

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 New directory structure. root 5549d 04h /t80/trunk
46 Made some bugfixes andreas 6836d 21h /trunk
45 Fixed loopback break generation jesus 7837d 23h /trunk
44 Added some missing features and fixed baud rate generator jesus 7838d 12h /trunk
43 *** empty log message *** jesus 7847d 00h /trunk
42 Fixed bus req/ack cycle jesus 7847d 00h /trunk
41 Removed UNISIM library jesus 7847d 00h /trunk
40 Cleanup jesus 7847d 00h /trunk
39 Added -n option and component declaration jesus 7874d 21h /trunk
38 Added Leonardo .ucf generation jesus 7874d 21h /trunk
37 Changed to single register file jesus 7875d 00h /trunk
36 Added component declaration jesus 7875d 00h /trunk
35 Release 0242 jesus 7881d 12h /trunk
34 Updated for ISE 5.1 jesus 7881d 18h /trunk
33 Fixed typo jesus 7891d 09h /trunk
32 Fixed for ISE 5.1 jesus 7891d 09h /trunk
31 Fixed generic name error jesus 7894d 11h /trunk
30 Changed to xilinx specific RAM jesus 7900d 11h /trunk
29 Fixed (IX/IY+d) timing and added all GB op-codes jesus 7900d 11h /trunk
28 Adapted for zxgate jesus 7901d 11h /trunk
27 Xilinx SSRAM, initial release jesus 7901d 11h /trunk
26 Fixed instruction timing for POP and DJNZ jesus 7915d 03h /trunk
25 IX/IY timing and ADC/SBC fix jesus 7916d 13h /trunk
24 no message jesus 7922d 10h /trunk
23 Fixed T2Write jesus 7922d 10h /trunk
22 Added 8080 top level jesus 7922d 10h /trunk
21 no message jesus 7927d 09h /trunk
20 Updated for new T80s generic jesus 7927d 09h /trunk
19 Initial version jesus 7927d 09h /trunk
18 Added T2Write generic jesus 7927d 16h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.