OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor/] [trunk/] [FT64v5/] [rtl/] - Rev 64

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 - pretty state names for bus state machine
- stomped on load Fixed issue
- cache tracking errors
robfinch 2068d 23h /thor/trunk/FT64v5/rtl/
58 - fix branch predictor
- fix instruction expander
- 4k icache option
robfinch 2072d 19h /thor/trunk/FT64v5/rtl/
57 - three way code added
- fix data cache write hit update
robfinch 2073d 11h /thor/trunk/FT64v5/rtl/
56 - fix instruction length robfinch 2073d 21h /thor/trunk/FT64v5/rtl/
55 - compressed instructions
- task for enque
robfinch 2074d 10h /thor/trunk/FT64v5/rtl/
53 - cache wr_ack signal
- alu bypassing
- can exception branches
robfinch 2076d 17h /thor/trunk/FT64v5/rtl/
52 - updated to 10 queue entries robfinch 2077d 15h /thor/trunk/FT64v5/rtl/
51 - moved more decoding to decoder
- added fpu rtl code
robfinch 2078d 13h /thor/trunk/FT64v5/rtl/
50 - write buffering
- decoder
robfinch 2079d 15h /thor/trunk/FT64v5/rtl/
49 - added write buffer
- config header
robfinch 2080d 11h /thor/trunk/FT64v5/rtl/
48 - added version five of the core robfinch 2083d 11h /thor/trunk/FT64v5/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.