OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor/] [trunk/] [FT64v5/] [rtl/] [twoway/] [FT64.v] - Rev 58

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 - fix branch predictor
- fix instruction expander
- 4k icache option
robfinch 2044d 22h /thor/trunk/FT64v5/rtl/twoway/FT64.v
57 - three way code added
- fix data cache write hit update
robfinch 2045d 13h /thor/trunk/FT64v5/rtl/twoway/FT64.v
56 - fix instruction length robfinch 2045d 23h /thor/trunk/FT64v5/rtl/twoway/FT64.v
55 - compressed instructions
- task for enque
robfinch 2046d 12h /thor/trunk/FT64v5/rtl/twoway/FT64.v
53 - cache wr_ack signal
- alu bypassing
- can exception branches
robfinch 2048d 19h /thor/trunk/FT64v5/rtl/twoway/FT64.v
52 - updated to 10 queue entries robfinch 2049d 17h /thor/trunk/FT64v5/rtl/twoway/FT64.v
51 - moved more decoding to decoder
- added fpu rtl code
robfinch 2050d 16h /thor/trunk/FT64v5/rtl/twoway/FT64.v
50 - write buffering
- decoder
robfinch 2051d 17h /thor/trunk/FT64v5/rtl/twoway/FT64.v
49 - added write buffer
- config header
robfinch 2052d 13h /thor/trunk/FT64v5/rtl/twoway/FT64.v
48 - added version five of the core robfinch 2055d 13h /thor/trunk/FT64v5/rtl/twoway/FT64.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.