OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor] - Rev 66

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
66 - latest update robfinch 1814d 06h /thor
65 - fix array address calc robfinch 1825d 09h /thor
64 - case labels for tabular switches robfinch 1826d 17h /thor
63 - fix while loop label robfinch 1826d 20h /thor
62 - docs for compiler robfinch 1827d 04h /thor
61 - latest updates (lots of changes) robfinch 1827d 05h /thor
60 version 7 of core robfinch 1956d 08h /thor
59 - pretty state names for bus state machine
- stomped on load Fixed issue
- cache tracking errors
robfinch 2037d 18h /thor
58 - fix branch predictor
- fix instruction expander
- 4k icache option
robfinch 2041d 15h /thor
57 - three way code added
- fix data cache write hit update
robfinch 2042d 06h /thor
56 - fix instruction length robfinch 2042d 17h /thor
55 - compressed instructions
- task for enque
robfinch 2043d 06h /thor
54 - added macro capability to assembler robfinch 2044d 04h /thor
53 - cache wr_ack signal
- alu bypassing
- can exception branches
robfinch 2045d 12h /thor
52 - updated to 10 queue entries robfinch 2046d 11h /thor
51 - moved more decoding to decoder
- added fpu rtl code
robfinch 2047d 09h /thor
50 - write buffering
- decoder
robfinch 2048d 10h /thor
49 - added write buffer
- config header
robfinch 2049d 06h /thor
48 - added version five of the core robfinch 2052d 06h /thor
47 - soc file robfinch 2265d 16h /thor

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.