OpenCores
URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] [tinycpu/] [trunk/] [Makefile] - Rev 41

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 Well, finally got ports to work properly without latches. Had to reimplement a specific more complex form of RAM basically. The code is horrid, but testcases pass earlz 4366d 19h /tinycpu/trunk/Makefile
12 registerfile has ports for every register now
makefile now uses GHW file format for gtkwave instead of VCD
earlz 4390d 07h /tinycpu/trunk/Makefile
2 Initial commit earlz 4396d 22h /tinycpu/trunk/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.