OpenCores
URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] [tinycpu/] [trunk/] [assembler/] [asm.rb] - Rev 41

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 Well, finally got ports to work properly without latches. Had to reimplement a specific more complex form of RAM basically. The code is horrid, but testcases pass earlz 4366d 23h /tinycpu/trunk/assembler/asm.rb
40 Design doesn't pass synthesis right now. Not for sure why.
Fixed bug with encoding of second opcode byte in assembler
Added testcase for toggle program
earlz 4368d 23h /tinycpu/trunk/assembler/asm.rb
39 A lot of work in the assembler. It now supports nearly every opcode implemented and is a lot cleaner
Added a bootrom. There isn't really a point in testbenching this.. I'm not for sure how I would, and it will change so much in these early days that it'll be pointless I think
Everything should be ready to go for a test on actual hardware now!
earlz 4369d 22h /tinycpu/trunk/assembler/asm.rb
38 Made it synthesize without latches earlz 4370d 00h /tinycpu/trunk/assembler/asm.rb
37 Worked on the assembler more
Added a memory mapped port to memory.vhd. This change causes a lot of latches to be inferred in synthesis however, so this will have to change some
earlz 4371d 23h /tinycpu/trunk/assembler/asm.rb
36 Assembler actually has a real opcode now earlz 4372d 00h /tinycpu/trunk/assembler/asm.rb
35 Added a little assembler ruby script. Basically, I plan on levaraging the power of Ruby as a DSL to very easily create an assembler, rather than having to parse everything myself. earlz 4372d 09h /tinycpu/trunk/assembler/asm.rb

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.