OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [branches/] [restruc1/] - Rev 84

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 New directory structure. root 5535d 20h /tv80/branches/restruc1/
46 This commit was manufactured by cvs2svn to create branch 'restruc1'. 7096d 08h /branches/restruc1/
45 Added negedge version of top ghutchis 7096d 08h /trunk/
44 Updated run script for better dump control ghutchis 7096d 11h /trunk/
43 Fixed assembly routines for blk mem copy test ghutchis 7119d 00h /trunk/
42 Added decode of OUT (##),A instruction
Removed dump-by-default and added DUMP_START define		 ghutchis 7119d 00h /trunk/
41 Added random-read value port ghutchis 7121d 04h /trunk/
40 Added random-read port and block memory instruction test ghutchis 7121d 04h /trunk/
39 Added checksum port definitions, and test for block-OUT instructions ghutchis 7121d 05h /trunk/
38 Added command-line options for help (-h) and run with instruction decode (-d) ghutchis 7122d 21h /trunk/
37 Added new I/O registers for testing block I/O ghutchis 7122d 22h /trunk/
36 Removed default instruction decode ghutchis 7122d 22h /trunk/
35 Updated IO registers to add checksum and increment-on-read registers
used for testing block I/O instructions.		 ghutchis 7123d 09h /trunk/
34 Created test for block I/O instructions ghutchis 7123d 09h /trunk/
33 Added missing IncDec controls to OUTI/OUTD instructions ghutchis 7124d 06h /trunk/
32 Added "bintr" basic interrupt test, which tests Z80 interrupt mode 1. ghutchis 7139d 08h /trunk/
31 1) Added environment support for Z80 op decode in log file.
2) Fixed env support for interrupt generation and clearing		 ghutchis 7139d 08h /trunk/
30 Added HTML version of docs ghutchis 7142d 08h /trunk/
29 Added references ghutchis 7142d 08h /trunk/
28 Added code to initialize RAM to all 00 at environment start-up time. ghutchis 7142d 08h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.