OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [tags/] [rel_1_0/] - Rev 84

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 New directory structure. root 5549d 07h /tv80/tags/rel_1_0/
76 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 6886d 00h /tags/rel_1_0/
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.		 ghutchis 6886d 00h /trunk/
74 Changed default for T2Write to be 1, to match expected behavior for
most users.		 ghutchis 6886d 01h /trunk/
73 Added RC4 encrypt/decrypt test ghutchis 6897d 20h /trunk/
72 Added copyright header ghutchis 6897d 20h /trunk/
71 Ported UART from T80 ghutchis 6958d 23h /trunk/
70 Added test for T16450 UART ghutchis 7009d 18h /trunk/
69 Added UART instance in testbench, and added UART to compile list. ghutchis 7009d 18h /trunk/
68 Updated nwtest to reflect changes in register interface to simple_gmii.
In particular, interrupt bits for packet arrival and sending now need
to be explicitly cleared afterwards.		 ghutchis 7017d 19h /trunk/
67 Updated register generator based on testing with simple_gmii. Changed
how interrupt output mux is created, fixed many bugs.		 ghutchis 7017d 19h /trunk/
66 Modified top level testbench to reflect changes in simple_gmii block ghutchis 7017d 19h /trunk/
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic		 ghutchis 7017d 19h /trunk/
64 Created rgen script and expanded available register types ghutchis 7018d 17h /trunk/
63 Added simple regression script. -r command runs all tests (serially),
-c command checks results after all tests have completed.		 ghutchis 7052d 22h /trunk/
62 Reset timeout counter whenever a message is printed ghutchis 7052d 22h /trunk/
61 Added timeout disable for large buf sizes ghutchis 7052d 22h /trunk/
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.		 ghutchis 7052d 22h /trunk/
59 Added lib for generating MPU interfaces ghutchis 7052d 23h /trunk/
58 Made TX path async
Made TX clock input instead of output		 ghutchis 7092d 10h /trunk/
57 Optimized read-back of data using INIR instruction ghutchis 7092d 17h /trunk/
56 Updated env for simple_gmii with async clk ghutchis 7092d 17h /trunk/
55 Added documentation of core area and the simple GMII interface block. ghutchis 7092d 19h /trunk/
54 Test program for network interface ghutchis 7094d 16h /trunk/
53 Added environment hooks for using and testing the GMII interface ghutchis 7094d 16h /trunk/
52 Added simple GMII-like interface for testing ghutchis 7094d 16h /trunk/
45 Added negedge version of top ghutchis 7109d 19h /trunk/
44 Updated run script for better dump control ghutchis 7109d 22h /trunk/
43 Fixed assembly routines for blk mem copy test ghutchis 7132d 11h /trunk/
42 Added decode of OUT (##),A instruction
Removed dump-by-default and added DUMP_START define		 ghutchis 7132d 11h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.