OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] - Rev 107

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
107 Fixed memory contention between config interface and TV80 during write ghutchis 4843d 16h /tv80/trunk/
106 Additional environment updates. Added sample source code for
application. Fixed memory overflow bug in load_ihex().		 ghutchis 4843d 16h /tv80/trunk/
105 Fixed bugs after environment bringup ghutchis 4843d 17h /tv80/trunk/
104 Added basic SystemC environment for testing sample app ghutchis 4843d 18h /tv80/trunk/
103 Updated RTL syntax errors ghutchis 4844d 00h /tv80/trunk/
102 Added environment directory for "localcfg" sample app ghutchis 4844d 02h /tv80/trunk/
101 Added sample application for local config processor ghutchis 4844d 06h /tv80/trunk/
100 Changed do to dout in tv80n, checked in fix for flags bug ghutchis 4875d 04h /tv80/trunk/
99 Fixed setting of flags for LD A, I and LD A, R instructions

Added new testcase ivec_flags to cover new opcodes		 ghutchis 4933d 01h /tv80/trunk/
98 Changed malloc for strings with constant length copy, add assertion checks for
null pointers in env memory, and fixed some formatting		 ghutchis 5277d 18h /tv80/trunk/
97 Added data in mux, added 16450 UART to environment ghutchis 5281d 22h /tv80/trunk/
96 Added Z80 op decode to environment, enabled by -k switch ghutchis 5282d 03h /tv80/trunk/
95 Updated regression script to use SystemC simulation ghutchis 5283d 22h /tv80/trunk/
94 Ported over env_io.v from Verilog environment to tv_responder.
Basic tests from Verilog environment (hello, fib) now passing in
SystemC environment.		 ghutchis 5285d 23h /tv80/trunk/
93 Added common header file for all systemc environment ghutchis 5286d 22h /tv80/trunk/
92 Added responder to top level, beginning of support for ihex load ghutchis 5290d 23h /tv80/trunk/
91 Preliminary support for SystemC/Verilator environment ghutchis 5291d 01h /tv80/trunk/
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.		 ghutchis 5291d 01h /tv80/trunk/
89 RTL and environment fixes for nmi bug ghutchis 5311d 04h /tv80/trunk/
88 Fixed bug introduced by conversion of mcycle to one-hot FSM ghutchis 5312d 19h /tv80/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.