OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [tests/] - Rev 98

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
95 Updated regression script to use SystemC simulation ghutchis 5283d 22h /tv80/trunk/tests/
89 RTL and environment fixes for nmi bug ghutchis 5311d 04h /tv80/trunk/tests/
84 New directory structure. root 5551d 14h /tv80/trunk/tests/
79 Added JR self-checking test ghutchis 6734d 05h /trunk/tests/
77 Added back files lost after server crash ghutchis 6809d 01h /trunk/tests/
73 Added RC4 encrypt/decrypt test ghutchis 6900d 02h /trunk/tests/
72 Added copyright header ghutchis 6900d 02h /trunk/tests/
70 Added test for T16450 UART ghutchis 7012d 01h /trunk/tests/
68 Updated nwtest to reflect changes in register interface to simple_gmii.
In particular, interrupt bits for packet arrival and sending now need
to be explicitly cleared afterwards.		 ghutchis 7020d 02h /trunk/tests/
62 Reset timeout counter whenever a message is printed ghutchis 7055d 05h /trunk/tests/
61 Added timeout disable for large buf sizes ghutchis 7055d 05h /trunk/tests/
57 Optimized read-back of data using INIR instruction ghutchis 7095d 00h /trunk/tests/
54 Test program for network interface ghutchis 7096d 23h /trunk/tests/
43 Fixed assembly routines for blk mem copy test ghutchis 7134d 18h /trunk/tests/
40 Added random-read port and block memory instruction test ghutchis 7136d 22h /trunk/tests/
39 Added checksum port definitions, and test for block-OUT instructions ghutchis 7136d 23h /trunk/tests/
34 Created test for block I/O instructions ghutchis 7139d 03h /trunk/tests/
32 Added "bintr" basic interrupt test, which tests Z80 interrupt mode 1. ghutchis 7155d 02h /trunk/tests/
27 Modified tvs80 test to run from a ROM image, and work with the
standard environment.		 ghutchis 7158d 02h /trunk/tests/
2 Initial commit ghutchis 7310d 07h /trunk/tests/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.