Subversion Repositories uart2bus

[/] [uart2bus/] [trunk/] [doc/] - Rev 12


Filtering Options

Clear current filter

Rev Log message Author Age Path
12 Updated Verilog implementation to sync with VHDL to include internal bus request/grant mechanism. motilito 4052d 12h /uart2bus/trunk/doc/
8 Updated core description document to include Lattice device synthesis results. motilito 4368d 17h /uart2bus/trunk/doc/
4 Corrected some problems in the binary mode protocol test bench.
Updated documentation.
motilito 4746d 03h /uart2bus/trunk/doc/
2 Uploaded the initial project version. motilito 4792d 10h /uart2bus/trunk/doc/

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.