OpenCores
URL https://opencores.org/ocsvn/uart2bus/uart2bus/trunk

Subversion Repositories uart2bus

[/] [uart2bus/] [trunk/] [doc/] [UART to Bus Core Specifications.pdf] - Rev 12

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 Updated Verilog implementation to sync with VHDL to include internal bus request/grant mechanism. motilito 4633d 17h /uart2bus/trunk/doc/UART to Bus Core Specifications.pdf
8 Updated core description document to include Lattice device synthesis results. motilito 4949d 22h /uart2bus/trunk/doc/UART to Bus Core Specifications.pdf
4 Corrected some problems in the binary mode protocol test bench.
Updated documentation.
motilito 5327d 08h /uart2bus/trunk/doc/UART to Bus Core Specifications.pdf
2 Uploaded the initial project version. motilito 5373d 15h /uart2bus/trunk/doc/UART to Bus Core Specifications.pdf

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.