OpenCores
URL https://opencores.org/ocsvn/uart2bus/uart2bus/trunk

Subversion Repositories uart2bus

[/] [uart2bus/] [trunk/] [verilog/] [sim/] - Rev 12

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
4 Corrected some problems in the binary mode protocol test bench.
Updated documentation.
motilito 5310d 05h /uart2bus/trunk/verilog/sim/
2 Uploaded the initial project version. motilito 5356d 13h /uart2bus/trunk/verilog/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.