OpenCores
URL https://opencores.org/ocsvn/uart2bus/uart2bus/trunk

Subversion Repositories uart2bus

[/] [uart2bus/] [trunk/] [vhdl/] [rtl/] - Rev 10

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 VHDL version: corrected problems in the UART modules that prevented it to operate with 1 stop bit with high data rate. smuller 4549d 06h /uart2bus/trunk/vhdl/rtl/
6 Commit VHDL description source with basic test benches smuller 5042d 16h /uart2bus/trunk/vhdl/rtl/
5 Add structure for VHDL (verilog similar tree). smuller 5054d 10h /uart2bus/trunk/vhdl/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.