OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] - Rev 40

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 Adding doxygen documentation leonardoaraujo.santos 4383d 02h /
39 Working on testbench leonardoaraujo.santos 4383d 03h /
38 Adding testbench validation ....
We could still have some problem on the data_ready of serial_receiver block
leonardoaraujo.santos 4385d 23h /
37 Working on the documentation leonardoaraujo.santos 4387d 00h /
36 Working on the documentation leonardoaraujo.santos 4387d 01h /
35 Bug really fixed... Some testbench results saved... Now would be a nice Idea to start thinking about documentation... leonardoaraujo.santos 4390d 02h /
34 Seems that the issue is solved (working on Spartan3E board and confirmed with chipscope) leonardoaraujo.santos 4390d 04h /
33 Adding some images leonardoaraujo.santos 4391d 07h /
32 Change baud generator to create a overclock frequency of 8x the baud rate....
Change the serial receiver to sample the signal on the middle of the serial input, now it's using only the overclocked baud...
leonardoaraujo.santos 4391d 09h /
31 Working on documentation and on Chipscope leonardoaraujo.santos 4391d 21h /
30 Preparing to work with chipscope leonardoaraujo.santos 4391d 22h /
29 Preparing to work with chipscope leonardoaraujo.santos 4391d 22h /
28 Changing wrong datasheet of Spartan3A kit for newer one.... Detected some bug on the reception (When is fast it seems that the reception could be wrong...) leonardoaraujo.santos 4391d 23h /
27 First version seems working nice on the PC!!! leonardoaraujo.santos 4392d 00h /
26 Adding Spartan3A Starter kit leonardoaraujo.santos 4392d 07h /
25 Adding some sample code on the doc folder, also adding the wishbone public domain library file leonardoaraujo.santos 4392d 07h /
24 Working on testbench and refactoring... now we could start some tests on the board... leonardoaraujo.santos 4393d 05h /
23 Working on uart_control refactoring leonardoaraujo.santos 4393d 06h /
22 Refactoring the uart_control leonardoaraujo.santos 4393d 09h /
21 Preparing to rewrite uart_control, adding pin to indicate data available at the RX leonardoaraujo.santos 4393d 15h /
20 Finishing at least the tests on testbench.... Was good to verify that the uart_control should be redesigned to allow concurrent receive and to clean the code... leonardoaraujo.santos 4393d 23h /
19 Working on the top wishbone slave testbench.... still need some fixes (Both on the testbench and on the uart_control.vhd) leonardoaraujo.santos 4394d 00h /
18 sdsd leonardoaraujo.santos 4394d 07h /
17 Working on slave testbench and fixing some bugs leonardoaraujo.santos 4394d 08h /
16 Adding testbench for wishbone slave module leonardoaraujo.santos 4394d 08h /
15 Taking out some warnings and transparent latches from the design leonardoaraujo.santos 4394d 09h /
14 Fixing some warnings... Adding wishbone slave leonardoaraujo.santos 4395d 05h /
13 Working on uart_control testbench... also applying some fixes... leonardoaraujo.santos 4395d 06h /
12 Working on the communication blocks leonardoaraujo.santos 4395d 07h /
11 Adding uart_communication_block leonardoaraujo.santos 4395d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.