OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 23

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 fixed port map error in async fifo 1r1w unneback 4883d 17h /
22 added binary counters unneback 4883d 22h /
21 reg -> wire in and or mux in logic unneback 4884d 18h /
20 naming convention vl_ unneback 4886d 05h /
19 naming convention vl_ unneback 4886d 05h /
18 naming convention vl_ unneback 4886d 06h /
17 unneback 4949d 19h /
16 converting utility for ROM unneback 4950d 06h /
15 added delay line unneback 4956d 03h /
14 reg -> wire for various signals unneback 4956d 08h /
13 cosmetic update unneback 4956d 09h /
12 added wishbone comliant modules unneback 4957d 05h /
11 async fifo simplex unneback 4957d 20h /
10 added dff_ce_clear unneback 4959d 19h /
9 added dff_ce_clear unneback 4959d 19h /
8 added dff_ce_clear unneback 4959d 19h /
7 mem update unneback 4959d 20h /
6 added library files unneback 4972d 21h /
5 memories added unneback 4972d 21h /
4 added counters unneback 4977d 01h /
3 various updates
counter added
unneback 4979d 20h /
2 initial check-in unneback 4980d 20h /
1 The project and the structure was created root 4986d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.