OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 30

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 updated counter for level1 and level2 function unneback 4889d 16h /
29 updated counter for level1 and level2 function unneback 4889d 16h /
28 added sync simplex FIFO unneback 4890d 17h /
27 added sync simplex FIFO unneback 4890d 17h /
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4890d 18h /
25 added sync FIFO unneback 4891d 08h /
24 added vl_dff_ce_set unneback 4892d 15h /
23 fixed port map error in async fifo 1r1w unneback 4893d 06h /
22 added binary counters unneback 4893d 11h /
21 reg -> wire in and or mux in logic unneback 4894d 07h /
20 naming convention vl_ unneback 4895d 18h /
19 naming convention vl_ unneback 4895d 18h /
18 naming convention vl_ unneback 4895d 19h /
17 unneback 4959d 08h /
16 converting utility for ROM unneback 4959d 19h /
15 added delay line unneback 4965d 16h /
14 reg -> wire for various signals unneback 4965d 21h /
13 cosmetic update unneback 4965d 22h /
12 added wishbone comliant modules unneback 4966d 18h /
11 async fifo simplex unneback 4967d 09h /
10 added dff_ce_clear unneback 4969d 08h /
9 added dff_ce_clear unneback 4969d 08h /
8 added dff_ce_clear unneback 4969d 08h /
7 mem update unneback 4969d 09h /
6 added library files unneback 4982d 09h /
5 memories added unneback 4982d 10h /
4 added counters unneback 4986d 14h /
3 various updates
counter added
unneback 4989d 09h /
2 initial check-in unneback 4990d 09h /
1 The project and the structure was created root 4995d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.