OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [Makefile] - Rev 112

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 added wb to avalon bridge unneback 3276d 14h /versatile_library/trunk/rtl/verilog/Makefile
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 3325d 07h /versatile_library/trunk/rtl/verilog/Makefile
44 added target independet IO functionns unneback 3465d 07h /versatile_library/trunk/rtl/verilog/Makefile
40 new build environment with custom.v added as a result file unneback 3473d 12h /versatile_library/trunk/rtl/verilog/Makefile
33 updated wb3wb3_bridge unneback 3495d 03h /versatile_library/trunk/rtl/verilog/Makefile
29 updated counter for level1 and level2 function unneback 3522d 09h /versatile_library/trunk/rtl/verilog/Makefile
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 3523d 11h /versatile_library/trunk/rtl/verilog/Makefile
25 added sync FIFO unneback 3524d 01h /versatile_library/trunk/rtl/verilog/Makefile
22 added binary counters unneback 3526d 04h /versatile_library/trunk/rtl/verilog/Makefile
18 naming convention vl_ unneback 3528d 12h /versatile_library/trunk/rtl/verilog/Makefile
12 added wishbone comliant modules unneback 3599d 11h /versatile_library/trunk/rtl/verilog/Makefile
5 memories added unneback 3615d 03h /versatile_library/trunk/rtl/verilog/Makefile
4 added counters unneback 3619d 07h /versatile_library/trunk/rtl/verilog/Makefile
3 various updates
counter added
unneback 3622d 02h /versatile_library/trunk/rtl/verilog/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.