OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [Makefile] - Rev 58

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 added target independet IO functionns unneback 4823d 08h /versatile_library/trunk/rtl/verilog/Makefile
40 new build environment with custom.v added as a result file unneback 4831d 13h /versatile_library/trunk/rtl/verilog/Makefile
33 updated wb3wb3_bridge unneback 4853d 04h /versatile_library/trunk/rtl/verilog/Makefile
29 updated counter for level1 and level2 function unneback 4880d 10h /versatile_library/trunk/rtl/verilog/Makefile
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4881d 12h /versatile_library/trunk/rtl/verilog/Makefile
25 added sync FIFO unneback 4882d 02h /versatile_library/trunk/rtl/verilog/Makefile
22 added binary counters unneback 4884d 06h /versatile_library/trunk/rtl/verilog/Makefile
18 naming convention vl_ unneback 4886d 13h /versatile_library/trunk/rtl/verilog/Makefile
12 added wishbone comliant modules unneback 4957d 13h /versatile_library/trunk/rtl/verilog/Makefile
5 memories added unneback 4973d 04h /versatile_library/trunk/rtl/verilog/Makefile
4 added counters unneback 4977d 08h /versatile_library/trunk/rtl/verilog/Makefile
3 various updates
counter added
unneback 4980d 03h /versatile_library/trunk/rtl/verilog/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.