OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [Makefile] - Rev 73

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4908d 04h /versatile_library/trunk/rtl/verilog/Makefile
44 added target independet IO functionns unneback 5048d 03h /versatile_library/trunk/rtl/verilog/Makefile
40 new build environment with custom.v added as a result file unneback 5056d 08h /versatile_library/trunk/rtl/verilog/Makefile
33 updated wb3wb3_bridge unneback 5077d 23h /versatile_library/trunk/rtl/verilog/Makefile
29 updated counter for level1 and level2 function unneback 5105d 05h /versatile_library/trunk/rtl/verilog/Makefile
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 5106d 08h /versatile_library/trunk/rtl/verilog/Makefile
25 added sync FIFO unneback 5106d 21h /versatile_library/trunk/rtl/verilog/Makefile
22 added binary counters unneback 5109d 01h /versatile_library/trunk/rtl/verilog/Makefile
18 naming convention vl_ unneback 5111d 08h /versatile_library/trunk/rtl/verilog/Makefile
12 added wishbone comliant modules unneback 5182d 08h /versatile_library/trunk/rtl/verilog/Makefile
5 memories added unneback 5197d 23h /versatile_library/trunk/rtl/verilog/Makefile
4 added counters unneback 5202d 03h /versatile_library/trunk/rtl/verilog/Makefile
3 various updates
counter added
unneback 5204d 22h /versatile_library/trunk/rtl/verilog/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.