OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [defines.v] - Rev 137

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
136 updated cache, write to cache from SDRAM needs fixing unneback 3237d 13h /versatile_library/trunk/rtl/verilog/defines.v
115 shadow ram dependencies unneback 3254d 23h /versatile_library/trunk/rtl/verilog/defines.v
114 shadow ram dependencies unneback 3254d 23h /versatile_library/trunk/rtl/verilog/defines.v
113 shadow ram dependencies unneback 3254d 23h /versatile_library/trunk/rtl/verilog/defines.v
112 shadow ram dependencies unneback 3254d 23h /versatile_library/trunk/rtl/verilog/defines.v
108 WB_DPRAM unneback 3255d 18h /versatile_library/trunk/rtl/verilog/defines.v
104 cache unneback 3261d 00h /versatile_library/trunk/rtl/verilog/defines.v
103 work in progress unneback 3262d 12h /versatile_library/trunk/rtl/verilog/defines.v
101 generic WB memories, cache updates unneback 3263d 19h /versatile_library/trunk/rtl/verilog/defines.v
100 added cache mem with pipelined B4 behaviour unneback 3264d 00h /versatile_library/trunk/rtl/verilog/defines.v
98 work in progress unneback 3267d 22h /versatile_library/trunk/rtl/verilog/defines.v
97 cache is work in progress unneback 3269d 14h /versatile_library/trunk/rtl/verilog/defines.v
94 clock domain crossing unneback 3274d 15h /versatile_library/trunk/rtl/verilog/defines.v
92 wb b3 dpram with testcase unneback 3275d 00h /versatile_library/trunk/rtl/verilog/defines.v
83 new BE_RAM unneback 3278d 01h /versatile_library/trunk/rtl/verilog/defines.v
76 dependency for wb3 to avalon bus unneback 3282d 00h /versatile_library/trunk/rtl/verilog/defines.v
75 added wb to avalon bridge unneback 3282d 01h /versatile_library/trunk/rtl/verilog/defines.v
62 WB_B3_RAM_BE updates, bte port map + define dependency unneback 3328d 23h /versatile_library/trunk/rtl/verilog/defines.v
61 WB_B3_RAM_BE updates, bte port map + define dependency unneback 3328d 23h /versatile_library/trunk/rtl/verilog/defines.v
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 3330d 18h /versatile_library/trunk/rtl/verilog/defines.v
59 added WB RAM B3 with byte enable unneback 3331d 18h /versatile_library/trunk/rtl/verilog/defines.v
49 added WB_B4RAM with byte enable unneback 3363d 01h /versatile_library/trunk/rtl/verilog/defines.v
48 wb updated unneback 3369d 19h /versatile_library/trunk/rtl/verilog/defines.v
44 added target independet IO functionns unneback 3470d 17h /versatile_library/trunk/rtl/verilog/defines.v
43 added logic for parity generation and check unneback 3474d 21h /versatile_library/trunk/rtl/verilog/defines.v
42 updated mux_andor unneback 3478d 21h /versatile_library/trunk/rtl/verilog/defines.v
40 new build environment with custom.v added as a result file unneback 3478d 22h /versatile_library/trunk/rtl/verilog/defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.