OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [defines.v] - Rev 60

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 3812d 16h /versatile_library/trunk/rtl/verilog/defines.v
59 added WB RAM B3 with byte enable unneback 3813d 17h /versatile_library/trunk/rtl/verilog/defines.v
49 added WB_B4RAM with byte enable unneback 3844d 23h /versatile_library/trunk/rtl/verilog/defines.v
48 wb updated unneback 3851d 17h /versatile_library/trunk/rtl/verilog/defines.v
44 added target independet IO functionns unneback 3952d 16h /versatile_library/trunk/rtl/verilog/defines.v
43 added logic for parity generation and check unneback 3956d 19h /versatile_library/trunk/rtl/verilog/defines.v
42 updated mux_andor unneback 3960d 19h /versatile_library/trunk/rtl/verilog/defines.v
40 new build environment with custom.v added as a result file unneback 3960d 21h /versatile_library/trunk/rtl/verilog/defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.