OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [registers.v] - Rev 17

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 unneback 4071d 06h /versatile_library/trunk/rtl/verilog/registers.v
15 added delay line unneback 4077d 14h /versatile_library/trunk/rtl/verilog/registers.v
10 added dff_ce_clear unneback 4081d 07h /versatile_library/trunk/rtl/verilog/registers.v
8 added dff_ce_clear unneback 4081d 07h /versatile_library/trunk/rtl/verilog/registers.v
5 memories added unneback 4094d 09h /versatile_library/trunk/rtl/verilog/registers.v
3 various updates
counter added
unneback 4101d 07h /versatile_library/trunk/rtl/verilog/registers.v

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.