OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [registers.v] - Rev 41

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 typo in registers.v unneback 4998d 18h /versatile_library/trunk/rtl/verilog/registers.v
40 new build environment with custom.v added as a result file unneback 4998d 19h /versatile_library/trunk/rtl/verilog/registers.v
29 updated counter for level1 and level2 function unneback 5047d 16h /versatile_library/trunk/rtl/verilog/registers.v
24 added vl_dff_ce_set unneback 5050d 15h /versatile_library/trunk/rtl/verilog/registers.v
18 naming convention vl_ unneback 5053d 18h /versatile_library/trunk/rtl/verilog/registers.v
17 unneback 5117d 08h /versatile_library/trunk/rtl/verilog/registers.v
15 added delay line unneback 5123d 16h /versatile_library/trunk/rtl/verilog/registers.v
10 added dff_ce_clear unneback 5127d 08h /versatile_library/trunk/rtl/verilog/registers.v
8 added dff_ce_clear unneback 5127d 08h /versatile_library/trunk/rtl/verilog/registers.v
5 memories added unneback 5140d 10h /versatile_library/trunk/rtl/verilog/registers.v
3 various updates
counter added
unneback 5147d 09h /versatile_library/trunk/rtl/verilog/registers.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.